What is Shallow Object copy in Systemverilog

SystemVerilog allows us to have a Shallow copy for a particular object

  • A New object can be constructed that is a copy of the values/properties of an existing object
For e.g

              class    animal;
                         int       age;
                         string  name;
              endclass

              module test;
                            animal  a_h, b_h;            // Two separate handles
                            initial     begin
                                       a_h           = new (10, "Tiger");  // construct an animal object
                                       b_h           = new a_h;                // construct b_h and copy the values from a_h
                                       b_h.age    = 6; 
                                       $display (a_h.age, b_h.age);     // a_h & b_h refer to two separte objects
                             end
                endmodule
 
 
      

Comments

Post a Comment

Popular posts from this blog

How Disable Constraints in SystemVerilog

 In SystemVerilog Constraints can be enabled/disabled to allow the tests without the constraint using the keyword  "constraint_mode"   e.g           class Transcation;                   rand    logic [15:0] addr;                  constraint align { addr[1:0] == 2'b0;}            endclass module test;        Transcation   t_h  ;    // create a handle        initial  begin           t_h   =  new();   // generate a handle by allocating memory           t_h.align. constraint_mode(0) ;    // disable the constraint by making it "0"           t_h.align. constraint_mode(1) ;    // enable the constraint by making it "1"       e...
Read more

Usage of Soft Constraints in SystemVerilog

 SystemVerilog supports the usage of Soft Constraints to specify a default value e.g      class  base;            rand    bit [3:0]   r;              constraint cb  {  soft r inside  { [0:3] };}          endclass If there is a conflict between multiple soft constraints, who wins ?  e.g     class   base;                   rand bit [3:0]  r;                       constraint   low { soft r == 0; }                       constraint  high  { soft  r > 10; }            endclass ** Here later constraints are higher priority than the earlier, so  r> 10 wins e.g   class  stuff;   ...
Read more

What are External Methods in SystemVerilog

SystemVerilog Supports the concept of definining External Methods which are used extensively. The below description points out how this can be beneficial. This is mainly used to move the method details outside of the class body to remove hinderness The class contains an "extern" definition (an prototype) of the method The implementation (body) of the method is defined outside of the class The argument names, types, qualifiers, mode and defaults must match exactly e.g              class Animal;                      int                age;                      string           name;                     extern funtion new(int age, string name);                     extern function...
Read more