Usage of Soft Constraints in SystemVerilog

 SystemVerilog supports the usage of Soft Constraints to specify a default value

e.g

     class  base;

           rand    bit [3:0]   r;

             constraint cb  {  soft r inside  { [0:3] };} 

        endclass

If there is a conflict between multiple soft constraints, who wins ? 

e.g    class   base;

                  rand bit [3:0]  r;

                      constraint   low { soft r == 0; }

                      constraint  high  { soft  r > 10; }

           endclass

** Here later constraints are higher priority than the earlier, so  r> 10 wins

e.g 

class  stuff;

           rand  base    b_h ;

           constraint  higher  { soft  b_h.r == 9; }

endclass

** Here, b_h.r == 9  wins over the rest of the above

e.g 

class  base_extend  extends  base;

          constraint hi { soft r == 2; }

endclass


** Here, the extend class has higher priority on the variable r


Comments

Post a Comment

Popular posts from this blog

What is Class based Randomization and how do we define ?

In SystemVerilog, we need to specify the keyword "rand" or "randc" to generate class variables randomly. Below, we can see an small example defined class  game;           rand      bit [2:0]  dice;   // using randomization we can have 8-possible values                       bit [9:0]  money;  // This variable is not random            // Apply in-line constraints to generate dice values within a particular range           constraint   dice_values { dice  inside {[1:5]}; }    endclass //*** To generate the above class variables use randomize() method .  module top;          game      game_h;     // class game handle defined          initial begin                   game_h     = new();  // generate the class game by allocating memory                   repeat(50)                           if (! game_h.randomize() )                              $fatal (1, "Game::randomize() failed");                              $display("Rolled a %0d", game_h.dice);
Read more

How Disable Constraints in SystemVerilog

 In SystemVerilog Constraints can be enabled/disabled to allow the tests without the constraint using the keyword  "constraint_mode"   e.g           class Transcation;                   rand    logic [15:0] addr;                  constraint align { addr[1:0] == 2'b0;}            endclass module test;        Transcation   t_h  ;    // create a handle        initial  begin           t_h   =  new();   // generate a handle by allocating memory           t_h.align. constraint_mode(0) ;    // disable the constraint by making it "0"           t_h.align. constraint_mode(1) ;    // enable the constraint by making it "1"       end endmodule           
Read more